This article is a stub, and is currently a work in progress
A simple multicycle graph-reducer CPU.
High-bandwidth memory interface.
fun graph reducer in a 3-stage pipeline